Abstract-This letter presents a novel frequency-shift keying (FSK) receiver using an oscillator-based injection-locked frequency divider (ILFD), thereby achieving high sensitivity, low dc-offset, and low power consumption. The proposed receiver comprises a low-noise amplifier, a divide-by-2 ring-oscillator-based ILFD, and a subharmonic mixer. Moreover, the proposed receiver is fabricated using 0.18 CMOS process and consumes 1.1 mW. Measurement results demonstrate that the proposed receiver has a sensitivity of 83 dBm at bit error rate with 1 Mb/s data rate in receiving a 2.4 GHz Gaussian FSK signal.
I. INTRODUCTION

I
NJECTION-locked oscillators (ILOs) are widely used in frequency-shift keying (FSK) RF receivers [1] - [4] . Given the ability to remove a power-hungry phase-locked-loop (PLL)-based carrier recovery circuitry, the ILO-based FSK receivers are feasible for low power and data rate applications, including wireless sensor networks (WSNs) and wireless body area networks (WBANs). However, despite their potential for low power consumption, these receivers generally incur an insufficient sensitivity due to a limited locking range at low input power levels [2] , [3] . In [4] , the use of a trifilar transformer splitter in an -ILO-based FSK receiver can significantly improve sensitivity. However, this design consumes large chip area and power consumption and causes a high dc offset.
This letter presents a novel 2.4 GHz injection-locked-frequency-divider (ILFD)-based FSK receiver, consisting of a low noise amplifier (LNA), a divide-by-2 ring-oscillator-based ILFD, and a subharmonic mixer (SHM). The ILFD can provide larger locking range and lower power consumption than an ILO, thus assisting the proposed receiver to operate with high sensitivity and low power consumption. Moreover, the baseband dc offset is substantially reduced, owing to the use of a SHM in the proposed receiver. II. ILFD-BASED FSK RECEIVER ARCHITECTURE Fig. 1(a) shows a conventional ILO-based FSK receiver [3] , [4] . Via an injection-locking process, the ILO and mixer perform an FM-to-PM and PM-to-AM conversion, respectively, to accomplish a noncoherent FSK demodulation. However, a dc offset induced by self-mixing in the mixer degrades the baseband signal quality and deteriorates the bit error rate (BER) performance. Moreover, since the ILO is the most power-consuming component in the system, the increasing ILO frequency leads to a larger power consumption of this receiver. and stand for the injection and oscillation current, respectively; and and refer to the phase of and , respectively. The comparison with Fig. 1(a) indicates that a divide-by-2 ILFD replaces the ILO in an ILO-based FSK receiver. Accordingly, the ILFD-based FSK receiver has lower power consumption than that of the ILO-based FSK receiver because the former uses an oscillator at half of the frequency of that required by the latter. Furthermore, besides its use in converting into , SHM acts as a phase detector to detect the phase difference between and . Importantly, since an SHM has a high LO-to-RF isolation, a dc offset caused by self-mixing is markedly decreased. Moreover, the proposed receiver architecture uses a ring-oscillatorbased ILFD that can achieve larger locking range, lower power consumption and less chip area than a conventional -ILFD. In the steady state of injection locking, the output voltage of the proposed receiver is given by (1), in which denotes the overall gain of the system; represents the number of stages in the ring oscillator; and stands for the biasing current of the ring oscillator [5] . Clearly, (1) indicates an FM-to-AM conversion (1) 1531-1309 © 2013 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. To switch receiving channels, the ring oscillator frequency must be tuned close to the half frequencies of the receiving channels with an offset frequency less than the locking range.
III. CIRCUIT DESIGN
In order to further reduce power consumption and supply voltage of the proposed receiver, the sub-threshold and body-biasing techniques [6] , [7] are applied to the LNA, active balun, and SHM of this receiver. Fig. 2(a) shows a cascode LNA with an output balun. The cascode LNA comprising transistors provides an input matching to the 50-source impedance and amplifies the input signal , thus enhancing the sensitivity of the receiver. To make a good trade-off among noise figure (NF), gain, and linearity, transistors of 120-gate width, a resistor of 600 , and an external inductor of 12 nH are used. Consequently, an NF of 2.5 dB and a voltage gain of 21 dB are achieved. The output balun is designed using a resistive loaded common-source amplifier with resistive degeneration. The gate width of transistor is chosen as twice the size of that of transistor to reduce the load impedance mismatch between the output differential terminals. Moreover, transistor with a gate width of 50 , transistor with a gate width of 100
, and resistor of 240 are used in this balun to achieve amplitude and phase imbalance within 0.3 dB and 1.1 , respectively. Fig. 2 An attempt is also made to reduce the power consumption of the proposed receiver by using a three-stage design of ring-oscillator-based ILFD [8] . Fig. 2(c) shows an ILFD with an output balun, in which the ILFD consists of transistors with a gate width of 10 and transistors with a gate width of 5 . Since the device size of transistor influences the locking range of the ILFD, an optimum gate width of is set at 10 . To avoid FM-to-PM distortion, is biased near the weak inversion region to increase conversion loss while receiving an excessively high input voltage . Moreover, to ensure that ILFD is stably locked in the tuning bandwidth by a received signal, the locking range of the ILFD is designed much larger than the frequency shift caused by the process, voltage and temperature (PVT) variations. Furthermore, a biasing circuit with temperature compensation is applied to ILFD for reducing frequency drift due to temperature variation. Notably, varying the body voltage and biasing current allows a maximum tuning range of 2.2 to 2.6 GHz for the ILFD. In the output balun, transistor with a gate width of 40 , transistor with a gate width of 80 , and resistor of 220 are used to achieve an amplitude mismatch and phase error of less than 0.4 dB and 1.3 , respectively.
IV. EXPERIMENTAL RESULTS
The proposed 2.4 GHz ILFD-based FSK receiver was fabricated using 0.18 CMOS technology. Fig. 3 shows a micrograph of the implemented chip, which occupies an area of 0.28 including pads. A test buffer for ILFD is also integrated in this chip. An external operational amplifier was used during measurements, and the power dissipation of the chip alone is 1.1 mW. The measured input matching values of the receiver are below 13 dB over 2.3-2.5 GHz. As a continuous-wave (CW) measurement result, Fig. 4 shows the input power level and voltage gain of the receiver operating in the boundary of the locking range. Measurement results indicate that the proposed receiver has a minimum lockable signal level of 89 dBm at a voltage gain of 29 dB. Fig. 5 shows the phase noise of the unlocked ILFD at 1.2 GHz, in which the measured phase noise at 1 MHz offset is 105 dBc/Hz. The proposed receiver exhibits an input 1 dB compression point of 25 dBm. Its sensitivity is evaluated using a Gaussian FSK (GFSK) signal with data rates of 1 and 2 Mb/s. Fig. 6 plots the measured BER performance at these data rates. The sensitivity for a BER of at a data rate of 1 and 2 Mb/s is 83 and 80 dBm, respectively. Fig. 7 displays a clear eye diagram with a low peak-to-peak jitter while the receiver demodulates a received 2.4 GHz GFSK signal at a data rate of 1 Mb/s and an input power of 70 dBm. Table I compares the sensitivity and power consumption performance of this work with that of previous ILO-or PLL-based designs for 2.4 GHz GFSK receivers [4] , [9] , [10] . Obviously, the proposed receiver outperforms the others in reducing power consumption while providing comparable sensitivity.
V. CONCLUSION
In this letter, a 2.4 GHz CMOS FSK receiver based on a divide-by-2 ILFD and a single-balanced SHM is presented. The ILFD uses a ring oscillator to achieve large locking range and low power consumption. Moreover, the SHM provides a high LO-to-RF isolation to prevent the dc offset. The presented receiver can therefore be highly sensitive and energy-efficient. Measurement results exhibit a sensitivity of 83 dBm and a dissipated power of 1.1 mW when the receiver is used to detect a GFSK signal with a data rate of 1 Mb/s.
